All pull requests

Pull requests

• fix: honor independent different-net trace clearance

  #510·techmannih opened Nov 3, 2026Member·

  ·
  1

• repro: board trace clearance silently falls back to pad clearance

  #509·techmannih opened Nov 3, 2026Member·

  ·
  1

• repro: imported vertical header receives a side-access warning

  #508·hrithik18k opened Nov 3, 2026Contributor·

  ·

• feat: allow marking internal connectors and skip inferred flex socket edge-orientation warnings

  #507·tungnguyen84 opened Nov 1, 2026·

  ·
  1

• fix: include pcb_via drill holes in getHoleGeometries and checkHoleTraceClearance

  #506·tungnguyen84 opened Nov 1, 2026·

  ·
  1

• Fix trace clearance checks for via drills

  #505·ZhaZhaBei opened Oct 31, 2026·

  ·
  1

• fix: include pcb_via drill holes in getHoleGeometries (fixes #501)

  #503·Marwichmisi opened Oct 31, 2026·

  ·
  1

  2

• fix: skip power and ground pin warnings for passive-only multi-port chips

  #502·tungnguyen84 opened Oct 31, 2026·

  ·

• Check copper clearances using net, layer and rule priority

  #499·techmannih opened Oct 31, 2026Member·

  ·

• fix: flag concentric duplicate vias and exempt exposed thermal pads in checkViasInPads

  #493·natertatter opened Oct 29, 2026·

  ·

• [2/2] Prefer explicit outline bounds for connector orientation

  #490·0hmX opened Oct 28, 2026Contributor·2/2·

  ·
  1

• [1/2] Reproduce connector orientation warnings with an offset outline

  #489·0hmX opened Oct 28, 2026Contributor·1/2·

  ·
  2

• Avoid zero-length edges in copper contact checks

  #485·0hmX opened Oct 27, 2026Contributor·2/2·

  ·
  1

• test: reproduce near-zero slot edge crash with native TSX

  #484·0hmX opened Oct 27, 2026Contributor·1/2·

  ·
  1

• fix: include hole_with_polygon_pad copper outline in pad clearance and via-in-pad checks

  #483·huangji6693-max opened Oct 27, 2026·

  ·
  1

• fix: support polygon and pill courtyards in checkCourtyardOverlap

  #482·huangji6693-max opened Oct 27, 2026·

  ·
  1

• fix: skip edge orientation warning for internal and FPC/FFC sockets

  #480·ryder777777 opened Oct 24, 2026·

  ·
  1

• Skip power/ground pin checks for chips whose pins are passive

  #477·gekkom opened Oct 24, 2026·

  ·

• test: reproduce missed TS-1187A switch short diagnostics

  #475·0hmX opened Oct 23, 2026Contributor·1/2·

  ·

• fix: detect switch shorts through internally connected pins

  #474·0hmX opened Oct 23, 2026Contributor·2/2·

  ·
  1

• allow same-net test pads on plated copper

  #470·mohan-bee opened Oct 23, 2026Contributor·2/2·

  ·

• reproduce same-net testpoint overlap on plated copper

  #469·mohan-bee opened Oct 23, 2026Contributor·1/2·

  ·

• fix: recommend supported schematic reference text

  #468·KrishnaX12 opened Oct 22, 2026Contributor·

  ·
  1

  1

• Honor the board via-to-pad clearance rule

  #465·Lingu17 opened Oct 22, 2026·

  ·

• [2/2] Use polygon plated-pad copper in clearance DRC

  #463·rushabhcodes opened Oct 21, 2026Contributor·2/2·

  ·
  1

  3