Skip to content
View szynl's full-sized avatar
🪽
🪽
  • sydney
  • 21:41 (UTC +10:00)

Highlights

  • Pro

Block or report szynl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
szynl/README.md

About me 👋

I'm Serena, a final year Computing student who loves all things hardware related. I'm currently interning at a semiconductor company in their Graphics team while finishing my studies before starting full time next year. I'm also a big fan of hiking, reading epic fantasy, playing RPGs and learning about medieval architecture in my spare time.

My setup 🖥️

My Setup GPU: MSI GeForce RTX 4060
CPU: AMD Ryzen 5 7500F
RAM: Klevv Fit V 32GB 6800MHz DDR5
PSU: Gigabyte P650SS 650W

Pinned Loading

  1. avolk201/Verilog-RISC-V-CPU avolk201/Verilog-RISC-V-CPU Public

    Verilog 2