Skip to content

Repository files navigation

FPGA-Test

FPGA verilog test source code for the S.U.R.F.E.R. MAX10 10M02 FPGA. Note that one will see "rfidr" in many places in the source code. This is short for "RFID reader", before S.U.R.F.E.R. had a unique name.

About

FPGA verilog test source code for the S.U.R.F.E.R. MAX10 10M02 FPGA.

Resources

Stars

0 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages