Skip to content

Latest commit

 

History

5 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 

Repository files navigation

FPGA

FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA. Note that one will see "rfidr" in many places in the source code. This is short for "RFID reader", before S.U.R.F.E.R. had a unique name.

About

FPGA configuration and verilog source code for the S.U.R.F.E.R. MAX10 10M02 FPGA

Resources

Stars

12 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages