A Single-cycle MIPS CPU in Verilog

As the course project of Digital Systems, we were challenged to model a CPU in the Single-cycle MIPS architecture using Verilog.