Skip to content
View grooninium's full-sized avatar

Block or report grooninium

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Intro_to_ECSE_AND_Gate Intro_to_ECSE_AND_Gate Public

    First use of Wokwi software

    Verilog

  2. IntroECSE2-4Decoder IntroECSE2-4Decoder Public

    2 to 4 bit decoder

  3. 2-4Decoder 2-4Decoder Public

    Verilog

  4. Intro_ECSE_Parity_Output Intro_ECSE_Parity_Output Public

    Outputs the parity for four input bits

    Verilog

  5. Intro_to_ECSE_Tinytapeout Intro_to_ECSE_Tinytapeout Public

    Verilog

  6. RCOSDemo RCOSDemo Public

    Forked from KCony/RCOSDemo

    RCOS Demo project

    HTML