Design, implement, and verify a systolic array that functions as a functional unit of a Neural Processing Unit (NPU), accelerating fundamental neural network operations (matrix multiplication and nonlinear activation functions), with control and interface to external memory.