Skip to content

About

The Processor is a 16-bit CISC CPU with 5-bit address space with three operand register instructions. The instructions are 16-bit and Datapath is 16-bits wide. The processor is a multi cycle processor which does fetch, decode, execution, and write steps sequentially in multiple cycles.

Resources

Stars

0 stars

Watchers

0 watching

Forks

Latest commit

 

History

3 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

16-bit-Multicycle-CISC-Processor

The Processor is a 16-bit CISC CPU with 5-bit address space with three operand register instructions. The instructions are 16-bit and Datapath is 16-bits wide. The processor is a multi cycle processor which does fetch, decode, execution, and write steps sequentially in multiple cycles.

It is a assignment of Processor System Design (PSD) course at IISc.

Architecture

lvl1 & lvl2 architecture

FSM controller

fsm control

To view the report click here 👉 PSD Assignment 01 27002

About

The Processor is a 16-bit CISC CPU with 5-bit address space with three operand register instructions. The instructions are 16-bit and Datapath is 16-bits wide. The processor is a multi cycle processor which does fetch, decode, execution, and write steps sequentially in multiple cycles.

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors