Skip to content

Actions: Aideiv/FPGA-Event-Based-encode

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
30 workflow runs
30 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
remove md CI #30: Commit 39e9e49 pushed by Aideiv
8m 51s main
main
8m 51s
feat(fpga+arm): expose per-event flow to ARM via AXI4-Lite FLOW bundl… CI #29: Commit 43a0366 pushed by Aideiv
8m 39s main
main
8m 39s
june10: add IQT due diligence readiness section with org-level action… CI #28: Commit fc3fd1a pushed by Aideiv
2m 6s main
main
2m 6s
june10: add company-wide commit sprint planning doc CI #27: Commit 7f289af pushed by Aideiv
1m 48s main
main
1m 48s
communist manifesto CI #26: Commit 4f1b865 pushed by Aideiv
1m 56s main
main
1m 56s
fix: add TYPE_CHECKING import for EventFrameTemporalStack CI #25: Commit cea7189 pushed by Aideiv
1m 48s main
main
1m 48s
fix: indentation error in evasion_controller.py _determine_level CI #24: Commit f68ecb6 pushed by Aideiv
2m 0s main
main
2m 0s
fix: clean CI workflow - skip Vitis/g++ compilation, add config.yaml … CI #23: Commit 7796d85 pushed by Aideiv
1m 46s main
main
1m 46s
fix: remove Python setup from FPGA testbench job CI #22: Commit fbfe21c pushed by Aideiv
2m 0s main
main
2m 0s
fix: add Python setup to FPGA testbench CI job CI #21: Commit 6bf7cc0 pushed by Aideiv
1m 54s main
main
1m 54s
fix: CI workflow resilience + golden model test adjacency fix CI #20: Commit da09760 pushed by Aideiv
1m 53s main
main
1m 53s
fix: rewrite testbench with correct types and format specifiers CI #19: Commit 61ecebf pushed by Aideiv
1m 50s main
main
1m 50s
fix: CI compatibility - validate mode checks vkm.A key, get_adj_matri… CI #18: Commit f55e68e pushed by Aideiv
1m 49s main
main
1m 49s
testbench CI #17: Commit 17384ab pushed by Aideiv
1m 57s main
main
1m 57s
fix: resolve moderate and minor issues from SYSTEM_ANALYSIS.md CI #16: Commit 4e94363 pushed by Aideiv
1m 46s main
main
1m 46s
fix: resolve 7 critical bugs identified in SYSTEM_ANALYSIS.md CI #15: Commit 0dbb990 pushed by Aideiv
1m 52s main
main
1m 52s
fix CI #14: Commit 0ae0ff8 pushed by Aideiv
1m 26s main
main
1m 26s
fix CI #13: Commit 1f0fca4 pushed by Aideiv
1m 26s main
main
1m 26s
realign: symmetric FPGA/ARM box columns, straight right border CI #12: Commit bd77257 pushed by Aideiv
1m 28s main
main
1m 28s
final: symmetric FPGA/ARM boxes CI #11: Commit 6a24950 pushed by Aideiv
1m 32s main
main
1m 32s
docs: realign DRONE MAIN LOOP diagram to consistent 74-char width CI #10: Commit aeb4ef8 pushed by Aideiv
1m 38s main
main
1m 38s
ci: fix all 4 failing CI jobs CI #9: Commit 34de5c3 pushed by Aideiv
1m 30s main
main
1m 30s
fix: realign DRONE MAIN LOOP ASCII art box borders (PIPELINE 1 overflow) CI #8: Commit ec40be5 pushed by Aideiv
1m 25s main
main
1m 25s
readme: move demo.gif visual above fold (after Abstract images) CI #7: Commit 6a7f984 pushed by Aideiv
1m 35s main
main
1m 35s
reorder: move VecKM Normal Flow API (+ Demo, Egomotion) above Archite… CI #6: Commit a459b1b pushed by Aideiv
1m 37s main
main
1m 37s