Skip to content

fix(projection): correct MI355X/gfx950 peak TFLOPS and XCD count#855

Open
Vivicai1005 wants to merge 1 commit into
AMD-AGI:mainfrom
Vivicai1005:fix/projection/mi355x-gfx950-tflops-xcd
Open

fix(projection): correct MI355X/gfx950 peak TFLOPS and XCD count#855
Vivicai1005 wants to merge 1 commit into
AMD-AGI:mainfrom
Vivicai1005:fix/projection/mi355x-gfx950-tflops-xcd

Conversation

@Vivicai1005

Copy link
Copy Markdown
Contributor

Corrects the mi355x and gfx950 hardware profiles in primus/core/projection/simulation_backends/sdpa_simulator.py to match
AMD's published CDNA4 (MI350-series) datasheet.

Copilot AI review requested due to automatic review settings July 7, 2026 06:07

Copilot AI left a comment

Copy link
Copy Markdown
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Pull request overview

This PR updates the SDPA simulator’s built-in hardware profiles for AMD MI355X / gfx950 to match published CDNA4 datasheet peak throughput figures and the XCD count.

Changes:

  • Update MI355X peak BF16/FP16/FP8 TFLOPS values.
  • Update MI355X and gfx950 XCD count from 4 → 8.
  • Mirror the same spec updates for gfx950 (noted as equivalent to MI355X).

Comment on lines +145 to +149
peak_tflops_fp16=2500.0,
peak_tflops_fp8=5000.0,
hbm_bandwidth_gbps=8000.0,
n_cu=256,
n_xcd=4,
n_xcd=8,
Comment on lines +153 to +157
peak_tflops_fp16=2500.0,
peak_tflops_fp8=5000.0,
hbm_bandwidth_gbps=8000.0,
n_cu=256,
n_xcd=4,
n_xcd=8,
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants