Skip to content

Commit 5fdc35f

Browse files
mshockwavemshockwave
authored
[RISCV][MCA] Update sifive-x390's tests to consume input files instead (#190883)
In the same spirit as #189785 , use the new input file system for sifive-x390's llvm-mca tests.
1 parent 179a6ba commit 5fdc35f

33 files changed

Lines changed: 28190 additions & 9814 deletions

‎llvm/test/tools/llvm-mca/RISCV/SiFiveX390/atomic.test‎

Lines changed: 222 additions & 0 deletions
Large diffs are not rendered by default.

‎llvm/test/tools/llvm-mca/RISCV/SiFiveX390/floating-point.test‎

Lines changed: 166 additions & 0 deletions
Large diffs are not rendered by default.

‎llvm/test/tools/llvm-mca/RISCV/SiFiveX390/fractional-lmul-data.s‎

Lines changed: 0 additions & 62 deletions
This file was deleted.

‎llvm/test/tools/llvm-mca/RISCV/SiFiveX390/integer.test‎

Lines changed: 158 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,158 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
2+
# RUN: llvm-mca -mtriple=riscv64 -mcpu=sifive-x390 -iterations=1 -instruction-tables=full %p/../Inputs/integer.s | FileCheck %s
3+
4+
# CHECK: Resources:
5+
# CHECK-NEXT: [0] - VLEN1024X300SiFive7FDiv:1
6+
# CHECK-NEXT: [1] - VLEN1024X300SiFive7IDiv:1
7+
# CHECK-NEXT: [2] - VLEN1024X300SiFive7PipeA:1
8+
# CHECK-NEXT: [3] - VLEN1024X300SiFive7PipeAB:2 VLEN1024X300SiFive7PipeA, VLEN1024X300SiFive7PipeB
9+
# CHECK-NEXT: [4] - VLEN1024X300SiFive7PipeB:1
10+
# CHECK-NEXT: [5] - VLEN1024X300SiFive7VA1:1
11+
# CHECK-NEXT: [6] - VLEN1024X300SiFive7VA1OrVA2:2 VLEN1024X300SiFive7VA1, VLEN1024X300SiFive7VA2
12+
# CHECK-NEXT: [7] - VLEN1024X300SiFive7VA2:1
13+
# CHECK-NEXT: [8] - VLEN1024X300SiFive7VCQ:1
14+
# CHECK-NEXT: [9] - VLEN1024X300SiFive7VL:1
15+
# CHECK-NEXT: [10] - VLEN1024X300SiFive7VS:1
16+
17+
# CHECK: Instruction Info:
18+
# CHECK-NEXT: [1]: #uOps
19+
# CHECK-NEXT: [2]: Latency
20+
# CHECK-NEXT: [3]: RThroughput
21+
# CHECK-NEXT: [4]: MayLoad
22+
# CHECK-NEXT: [5]: MayStore
23+
# CHECK-NEXT: [6]: HasSideEffects (U)
24+
# CHECK-NEXT: [7]: Bypass Latency
25+
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
26+
# CHECK-NEXT: [9]: LLVM Opcode Name
27+
28+
# CHECK: [1] [2] [3] [4] [5] [6] [7] [8] [9] Instructions:
29+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ADDI addi a0, a0, 1
30+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ADDIW addiw a0, a0, 1
31+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLTI slti a0, a0, 1
32+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLTIU seqz a0, a0
33+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ANDI andi a0, a0, 1
34+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB ORI ori a0, a0, 1
35+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB XORI xori a0, a0, 1
36+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_SLLI slli a0, a0, 1
37+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_SRLI srli a0, a0, 1
38+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_SRAI srai a0, a0, 1
39+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLLIW slliw a0, a0, 1
40+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRLIW srliw a0, a0, 1
41+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRAIW sraiw a0, a0, 1
42+
# CHECK-NEXT: 1 3 0.50 3 VLEN1024X300SiFive7PipeAB C_LUI lui a0, 1
43+
# CHECK-NEXT: 1 3 0.50 3 VLEN1024X300SiFive7PipeAB AUIPC auipc a1, 1
44+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ADD add a0, a0, a1
45+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ADDW addw a0, a0, a0
46+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLT slt a0, a0, a0
47+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLTU sltu a0, a0, a0
48+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_AND and a0, a0, a0
49+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_OR or a0, a0, a0
50+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_XOR xor a0, a0, a0
51+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLL sll a0, a0, a0
52+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRL srl a0, a0, a0
53+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRA sra a0, a0, a0
54+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SLLW sllw a0, a0, a0
55+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRLW srlw a0, a0, a0
56+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB SRAW sraw a0, a0, a0
57+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_SUB sub a0, a0, a0
58+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_SUBW subw a0, a0, a0
59+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB JAL jal a0, .Ltmp0
60+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB C_JALR jalr a0
61+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BEQ beq a0, a0, .Ltmp1
62+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BNE bne a0, a0, .Ltmp2
63+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BLT blt a0, a0, .Ltmp3
64+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BLTU bltu a0, a0, .Ltmp4
65+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BGE bge a0, a0, .Ltmp5
66+
# CHECK-NEXT: 1 3 1.00 3 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB BGEU bgeu a0, a0, .Ltmp6
67+
# CHECK-NEXT: 1 3 0.50 1 VLEN1024X300SiFive7PipeAB C_ADD add a0, a0, a0
68+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LB lb t0, 0(a0)
69+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LBU lbu t0, 0(a0)
70+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LH lh t0, 0(a0)
71+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LHU lhu t0, 0(a0)
72+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LW lw t0, 0(a0)
73+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LWU lwu t0, 0(a0)
74+
# CHECK-NEXT: 1 3 1.00 * 3 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB LD ld t0, 0(a0)
75+
# CHECK-NEXT: 1 1 1.00 * 1 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB SB sb t0, 0(a0)
76+
# CHECK-NEXT: 1 1 1.00 * 1 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB SH sh t0, 0(a0)
77+
# CHECK-NEXT: 1 1 1.00 * 1 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB SW sw t0, 0(a0)
78+
# CHECK-NEXT: 1 1 1.00 * 1 VLEN1024X300SiFive7PipeA,VLEN1024X300SiFive7PipeAB SD sd t0, 0(a0)
79+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRW csrrw t0, 4095, t1
80+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRS csrrs s3, fflags, s5
81+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRC csrrc sp, 0, ra
82+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRWI csrrwi a5, 0, 0
83+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRSI csrrsi t2, 4095, 31
84+
# CHECK-NEXT: 1 1 1.00 U 1 VLEN1024X300SiFive7PipeAB,VLEN1024X300SiFive7PipeB CSRRCI csrrci t1, sscratch, 5
85+
86+
# CHECK: Resources:
87+
# CHECK-NEXT: [0] - VLEN1024X300SiFive7FDiv
88+
# CHECK-NEXT: [1] - VLEN1024X300SiFive7IDiv
89+
# CHECK-NEXT: [2] - VLEN1024X300SiFive7PipeA
90+
# CHECK-NEXT: [3] - VLEN1024X300SiFive7PipeB
91+
# CHECK-NEXT: [4] - VLEN1024X300SiFive7VA1
92+
# CHECK-NEXT: [5] - VLEN1024X300SiFive7VA2
93+
# CHECK-NEXT: [6] - VLEN1024X300SiFive7VCQ
94+
# CHECK-NEXT: [7] - VLEN1024X300SiFive7VL
95+
# CHECK-NEXT: [8] - VLEN1024X300SiFive7VS
96+
97+
# CHECK: Resource pressure per iteration:
98+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8]
99+
# CHECK-NEXT: - - 26.50 29.50 - - - - -
100+
101+
# CHECK: Resource pressure by instruction:
102+
# CHECK-NEXT: [0] [1] [2] [3] [4] [5] [6] [7] [8] Instructions:
103+
# CHECK-NEXT: - - 0.50 0.50 - - - - - addi a0, a0, 1
104+
# CHECK-NEXT: - - 0.50 0.50 - - - - - addiw a0, a0, 1
105+
# CHECK-NEXT: - - 0.50 0.50 - - - - - slti a0, a0, 1
106+
# CHECK-NEXT: - - 0.50 0.50 - - - - - seqz a0, a0
107+
# CHECK-NEXT: - - 0.50 0.50 - - - - - andi a0, a0, 1
108+
# CHECK-NEXT: - - 0.50 0.50 - - - - - ori a0, a0, 1
109+
# CHECK-NEXT: - - 0.50 0.50 - - - - - xori a0, a0, 1
110+
# CHECK-NEXT: - - 0.50 0.50 - - - - - slli a0, a0, 1
111+
# CHECK-NEXT: - - 0.50 0.50 - - - - - srli a0, a0, 1
112+
# CHECK-NEXT: - - 0.50 0.50 - - - - - srai a0, a0, 1
113+
# CHECK-NEXT: - - 0.50 0.50 - - - - - slliw a0, a0, 1
114+
# CHECK-NEXT: - - 0.50 0.50 - - - - - srliw a0, a0, 1
115+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sraiw a0, a0, 1
116+
# CHECK-NEXT: - - 0.50 0.50 - - - - - lui a0, 1
117+
# CHECK-NEXT: - - 0.50 0.50 - - - - - auipc a1, 1
118+
# CHECK-NEXT: - - 0.50 0.50 - - - - - add a0, a0, a1
119+
# CHECK-NEXT: - - 0.50 0.50 - - - - - addw a0, a0, a0
120+
# CHECK-NEXT: - - 0.50 0.50 - - - - - slt a0, a0, a0
121+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sltu a0, a0, a0
122+
# CHECK-NEXT: - - 0.50 0.50 - - - - - and a0, a0, a0
123+
# CHECK-NEXT: - - 0.50 0.50 - - - - - or a0, a0, a0
124+
# CHECK-NEXT: - - 0.50 0.50 - - - - - xor a0, a0, a0
125+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sll a0, a0, a0
126+
# CHECK-NEXT: - - 0.50 0.50 - - - - - srl a0, a0, a0
127+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sra a0, a0, a0
128+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sllw a0, a0, a0
129+
# CHECK-NEXT: - - 0.50 0.50 - - - - - srlw a0, a0, a0
130+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sraw a0, a0, a0
131+
# CHECK-NEXT: - - 0.50 0.50 - - - - - sub a0, a0, a0
132+
# CHECK-NEXT: - - 0.50 0.50 - - - - - subw a0, a0, a0
133+
# CHECK-NEXT: - - - 1.00 - - - - - jal a0, .Ltmp0
134+
# CHECK-NEXT: - - - 1.00 - - - - - jalr a0
135+
# CHECK-NEXT: - - - 1.00 - - - - - beq a0, a0, .Ltmp1
136+
# CHECK-NEXT: - - - 1.00 - - - - - bne a0, a0, .Ltmp2
137+
# CHECK-NEXT: - - - 1.00 - - - - - blt a0, a0, .Ltmp3
138+
# CHECK-NEXT: - - - 1.00 - - - - - bltu a0, a0, .Ltmp4
139+
# CHECK-NEXT: - - - 1.00 - - - - - bge a0, a0, .Ltmp5
140+
# CHECK-NEXT: - - - 1.00 - - - - - bgeu a0, a0, .Ltmp6
141+
# CHECK-NEXT: - - 0.50 0.50 - - - - - add a0, a0, a0
142+
# CHECK-NEXT: - - 1.00 - - - - - - lb t0, 0(a0)
143+
# CHECK-NEXT: - - 1.00 - - - - - - lbu t0, 0(a0)
144+
# CHECK-NEXT: - - 1.00 - - - - - - lh t0, 0(a0)
145+
# CHECK-NEXT: - - 1.00 - - - - - - lhu t0, 0(a0)
146+
# CHECK-NEXT: - - 1.00 - - - - - - lw t0, 0(a0)
147+
# CHECK-NEXT: - - 1.00 - - - - - - lwu t0, 0(a0)
148+
# CHECK-NEXT: - - 1.00 - - - - - - ld t0, 0(a0)
149+
# CHECK-NEXT: - - 1.00 - - - - - - sb t0, 0(a0)
150+
# CHECK-NEXT: - - 1.00 - - - - - - sh t0, 0(a0)
151+
# CHECK-NEXT: - - 1.00 - - - - - - sw t0, 0(a0)
152+
# CHECK-NEXT: - - 1.00 - - - - - - sd t0, 0(a0)
153+
# CHECK-NEXT: - - - 1.00 - - - - - csrrw t0, 4095, t1
154+
# CHECK-NEXT: - - - 1.00 - - - - - csrrs s3, fflags, s5
155+
# CHECK-NEXT: - - - 1.00 - - - - - csrrc sp, 0, ra
156+
# CHECK-NEXT: - - - 1.00 - - - - - csrrwi a5, 0, 0
157+
# CHECK-NEXT: - - - 1.00 - - - - - csrrsi t2, 4095, 31
158+
# CHECK-NEXT: - - - 1.00 - - - - - csrrci t1, sscratch, 5

0 commit comments

Comments
 (0)